We report on electron transport measurements of a lithographically-defined silicon double quantum dot (DQD) coupled in series with a top gate and side gates. The structure of the top gate coupled uniformly to the DQD is suitable for realizing a few-electron regime. The obtained small DQD enables us to observe a clear honeycomb-like charge stability diagram at a temperature of 4.5 K. The validity of the DQD structure is confirmed by theoretical calculations. Furthermore, we demonstrate successful modulation of the inter-dot electrostatic coupling by the side gate. Externally tunable coupling is essential for practical implementation of spin-based quantum information devices. D ouble quantum dots (DQDs) are key structures to prepare, manipulate, and detect electron spins toward spin-based quantum information processing.
D
ouble quantum dots (DQDs) are key structures to prepare, manipulate, and detect electron spins toward spin-based quantum information processing. 1) Coherent manipulation of individual and coupled electron spin states has been extensively studied in GaAsbased DQD devices. [2] [3] [4] [5] However, nuclear spins of the host materials cause electron spin decoherence via strong hyperfine coupling. 2, 3, 6) In order to eliminate the effect, group IV materials, such as carbon, silicon (Si) and silicongermanium (SiGe), have recently attracted much attention [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] because the host materials mainly comprise isotopes which have no nuclear spins. Si systems, particularly, have an advantage in future integration because of the compatibility with conventional Si metal-oxide-semiconductor (MOS) processes.
One of important prerequisites for investigating electron spin dynamics is to realize few-electron quantum dots (QDs), 17) which can be achieved by a formation of small QDs with low electron concentration. Although a fewelectron regime is not achievable in heavily-doped Si DQDs, 18, 19) one can control electron concentration in Si DQDs using inversion carriers induced by a top gate. However, since reported Si DQDs using such a top gate structure were defined by two-layer top gates and the upper top gate was not coupled to the Si nanowire with uniformity, 11, 12) the inversion carrier concentration was not uniform in the DQD regions. As a result, low electron concentration was difficult to be realized. Furthermore, the signature of the DQD have been observed at a temperature of around 100 mK, because of relatively large DQDs formed in the system.
In this paper, we propose a lithographically-defined Si DQD device with a top gate and side gates and report on clear signatures of electron transport through the Si DQD coupled in series at a temperature of 4.5 K. Since the top gate is coupled uniformly to the Si nanowire, induced electron concentration are controlled to be low. By tuning the voltages applied to the top gate and the side gates, the electron states in the DQD were controlled, leading to the clear observation of the honeycomb-like charge stability diagram. 20) The theoretical calculation of the gate capacitances strongly supports the sizes of the DQD. The large charging energies of the two QDs estimated from the experimental results are attributed to the formation of the small QDs. Furthermore, we demonstrate the modulations of the electrostatic coupling between the two QDs with the voltages applied to the side gate adjacent to the central potential barrier for the first time.
Figure 1(a) shows the scanning microscope image of the device before the formation of the top gate (TG) which is schematically drawn by the red square. The two constrictions in the Si nanowire between the source (S) and the drain (D), indicated by the white broken square shown in Fig. 1(a) , and the two side gates (G1, G2) were patterned by electron beam lithography on a 60-nm-thick Si-on-insulator (SOI) layer, where the thickness of a buried oxide (BOX) is 200 nm. Electron cyclotron resonance reactive ion etching was used to transfer the resist pattern into the SOI, followed by the formation of the gate oxide via thermal oxidation for 30 min at 1000 C. The polycrystalline silicon (poly-Si) TG formed by low-pressure chemical vapor deposition was used as an ion implantation mask during the formation of the n-type source and drain regions.
In order to modulate the potential barriers of the device efficiently by the side gates, we designed the extremely narrow gaps between the side gates and the nanowire region.
In addition, the gaps must be filled with Si dioxide (SiO 2 ) because the poly-Si intruding into the gaps strongly screens the gate effects. For the condition of the thermal oxidation, the thickness of the gate oxide is about 30 nm. Therefore the narrow gaps of about 20 nm were patterned before the gate oxidation [see Fig. 1(a) ].
Here, we discuss the formation mechanism of QDs in the device. The width of the two constrictions are controlled to be less than 10 nm after the gate oxidation for the formation of the potential barriers due to the quantum size effect. Therefore a QD (QD1) is expected to be formed between the two constrictions. In addition, the nanowire adjacent to the side gates often have a bumpy sidewall. In order to obtain a DQD, we adopted the device which has a bump in the right constriction, leading to the formation of another small QD (QD2) as justified below. As a result, the asymmetric DQD is formed as schematically shown in Fig. 1(b) with the corresponding potential diagram, where the reasonable dimensions of the DQD are also denoted.
All measurements were performed using the Agilent 4156A parameter analyzer. Figure 1 Figure 2(a) shows the contour plots of I D as a function of the voltages applied to the side gate G2 (V G2 ) and V TG at a temperature of 4.5 K, where V D is 500 V and the other gates are grounded. Sequential tunneling through DQDs coupled in series is allowed only at charge triple points, 20) where the electrochemical potentials of two QDs and leads are aligned. As a finite bias voltage is applied to DQDs, the conductance exhibits triangularly shaped regions (bias triangle). The observed current peaks correspond to the bias triangles with the charge triple points of the DQD because the honeycomb diagram of the DQD was constructed from the triangular shapes and the positions of the current peaks as shown in Fig. 2(b) . The red rectangle in Fig. 2(b) , in which the current peaks are shown by faint colors, corresponds to the contour plots region of Fig. 2(a) . Black and white circles shown in Fig. 2(b) are the charge triple points in the DQD. Several stable charge numbers are denoted as (N 1 , N 2 ) , where N 1 and N 2 correspond to the number of electrons confined in QD1 and QD2, respectively.
To evaluate the gate couplings from the honeycomb diagram, we constructed an equivalent circuit as shown in the inset to Fig. 2(b) . From the intervals between the charge triple points in Fig. 2(a) , the gate capacitances C 1TG , C 2TG , C 1G2 , and C 2G2 were estimated to be 13.0, 2.73, 0.045, and 0.055 aF, respectively.
18) C 2G2 is larger than C 1G2 , indicating the strong coupling between the side gate G2 and QD2. In addition, it was confirmed that the side gate G1 was slightly coupled to only QD1 from the similar measurement of the charge stability diagram by using the side gate G1 instead of the side gate G2. Therefore our hypothesis that QD1 and QD2 are located as shown in Fig. 1(b) is justified.
Here, we calculate C 1TG and C 2TG to confirm the validity of the estimated sizes of the DQD with a simplified geometry model, 11) which assumes a Si cylinder covered with a thin SiO 2 layer. The gate capacitance C G in this model is given by
where is the permittivity of SiO 2 ( ¼ 3:45 Â 10
À13
F/cm), L is the wire length, t ox is the thickness of SiO 2 , and d si is the diameter of the Si wire. L and d si of QD1 (2) are expected to be 55 (20) and 35 (10) nm from the assumed DQD configuration [see Fig. 1(b) ]. In addition, we determined t ox of 30 nm by using the spectroscopic ellipsometry measurement. As a results, C 1TG and C 2TG are calculated as 13.0 and 2.26 aF, respectively. These calculated capacitances have a good agreement with the experimental ones, which validates the estimated sizes of the DQD. A slight difference between the calculated C 2TG and the experimental one is attributed to the actual thickness of the SOI in QD2 (more than 10 nm).
In order to estimate the energy scales of QD1 and QD2 from the honeycomb diagram, we magnify one charge triple point indicated by the red square in Fig. 2(a) as shown in Fig. 3(a) . The bias triangles are outlined with the bold lines in Fig. 3(a) , where the electrochemical potentials of the source, the drain, QD1, and QD2 ( S , D , 1 , and 2 ) are illustrated at the vertices of the triangle. In the upper right bias triangle evolved from the triple point as indicated by the white circle in Fig. 3(a) , the slight expansion of the current peaks to the left side is due to the co-tunneling current. From the dimensions of the bias triangles V G2 and V TG , the conversion factors from the gate voltages to the energy scales were extracted. 20) As a results, the charging energies of QD1 and QD2 were estimated to be 10.1 and 17.2 meV, respectively, by converting the honeycomb cell dimensions to energies. Since these charging energies are larger than those of previous reported DQDs, [11] [12] [13] 15, 16) which indicates the formation of the small DQD, we successfully obtain the clear bias triangles at the charge triple points and the honeycomb diagram at a relatively high temperature of 4.5 K.
The electrostatic coupling energy E Cm between QD1 and QD2 is estimated from the gate voltage spacing ÁV m G2 between the two charge triple points shown in Fig. 3(a) . In the similar way, we extracted ÁV m G2 from the 7 charge triple points labeled with A to G with the white circles in the honeycomb diagram shown in Fig. 2(a) . Figure 3(b) shows the evaluated E Cm as a function of V G2 , where E Cm decreases with decreasing V G2 . This result demonstrates that the central potential barrier between the two QDs is modulated by the voltages applied to the side gate. The decrease in E Cm results from the decrease in the capacitance of the central barrier, indicating the increase in the thickness of the central barrier at the Fermi energy. As a result, the overlaps of the wavefunctions, namely the tunnel coupling t, between QD1 and QD2 are reduced. The modulation of t is directly related to that of the exchange interaction between two electron spins, which is a crucial technique to generate entanglement of spin quantum bits. [21] [22] [23] The effects of the top gate can be explained by the change of the total capacitances of QD1 and QD2. Since the top gate is coupled to all potential barriers, the total capacitances increase with increasing V TG , resulting in a decrease in E Cm .
In conclusion, we have measured the electron transport through the lithographically-defined Si DQD coupled in series with the top gate and the side gates at a temperature of 4.5 K. We observed the clear honeycomb diagram and the charge triple points and identified the formed asymmetric DQD by the theoretical calculations of the gate capacitances. The downscaled DQD is suitable for quantum information devices because a small QD is expected to have large quantum level spacings. In addition, the electrostatic coupling between the DQD is successfully modulated by the voltages applied to the side gate adjacent to the central potential barrier. Externally tunable electrostatic coupling is vital to manipulate and detect the individual spin states in Si DQDs.
(a) Fig. 3 . (a) Bias triangles at the charge triple points corresponding to the red square shown in Fig. 2(a) . (b) Electrostatic coupling energies as a function of V G2 calculated from the distance of the seven charge triple points shown in Fig. 2(a) .
